



Breaking Memory Bandwidth Barriers using HBM FPGA

Breaking Memory Bandwidth Barriers using High Bandwidth Memory FPGA

A. C. McCormick, Ph.D., Technical Director, Alpha Data Parallel Systems Ltd.

Introduction

The release of Virtue Ultracade+ High Bandwidth Memory/HBM) FPCA devices, opens up whole new areas of memory bound applications to the benefit of power efficient FPGA acceleration. A recent increasing trend has been to target a variety of memory bound applications to GPU systems, simply because of their significant memory bandwidth advantage over the CPU, and this is despite the application not having any need for the GPUs primary Increasing. The systems are used for the seven of their significant PFOAs primary Increasing. The system and the seven of the seven of their advant of FPGAs with similar external memory bandwidth, but much more flexible and higher internal memory bandwidth configurability, more usotamized and energy efficient accelerated advicents of these problems are now possible.

The VL37P is the largest device in the Xilline Virtex Ultrascale+ HBM range. This device uses Xilline X0 Stacked Silicon Interconnect to stack multiple FPGA desi, including one with a very high bandwidth memory controller along with two 4GB HBM Gerc DRAM desi into the same package, allowing massive bandwidth between in-package wafers. This coupling of massive parallel processing capability and massive memory bandwidth within a single device could result in orders or magnitude acceleration in traditionally memory bound applications.

The Alpha Data ADM-PCIE-9417 is the first Virtex Ultrascale+ VU37P board in the market place. This board provides the VU37P PEGA, with 2.8 Million configurable place cells, 60MB of vary flexible on-chig (cache) memory, ViQ4 DSP tiles (postnitally over 500 GFL/DP double precision performance), 80B of on-package HBM memory with 40G SBM semory tandwaldki, Gand'st PFC concencitivity with home themory (or 40G Jopen CAP) 25Gx8), and another 48x 25Gb/s links that are available to connect to other FPGA boards, or a 100G Ethernet network.

In this white paper, 3 case studies are investigated to assess the potential performance of this board with real world applications: multi-dimensional FFTs, Merge Sort and Matrix Multiplication.

Multi-Dimensional FFT Implementations

The FPGA is the device of choice for FFT implementations in many accespace and defence systems, implementing real meradars, scorars and communication systems. This is due to the high efficiency of implementations which can exploit the extremely high bandwidth of dual ported on-chip memories, to buffer data between FFT bufferfly operation engines, which themselves can be easily customized to an appropriate bit width for the application. Single dimensional FFT performance in larger devices can be limited by the IO bandwidth. Multi-dimensional FFTs can use the data out at each stage, and the HBM architecture may be very well suited for this task as results on be stored and corner tunned efficient, staving within the chip package.

FPGAs allow very efficient architectures for FFT computations to be built. The specialized multiplication logic (DSP files) provide very efficient multiply accumulate hardware for implementing a Radix-2 or Radix-4 Butterfly cores for each stage of the FFT. Between stages, the dual port block RAMs provide buffers that can be simultaneously read from and written to. This allows a pipelined implementation, that can continually run and



push data through all the stages, fully utilizing the multiplication hardware. Figure 1 shows the general structure of a pipelined FFT as implemented in an FPGA.



Figure 1 : Pipelined FPGA FFT Implementation

Efficient implementations are available off the sheft for FPGA designs using the IP catalogs available in most FPGA design tools. Therefore is no need to implement this from scartch unless there are very specific requirements to be met. The Xillinx IP Catalog in Vivado, provides fixed and single precision floating point implementations, that can und clock rates in excess of 400MHz. These can be configured to a range of sizes and structures. This paper will focus on an 612 point implementation, as as 6132:o1612:o1612 complex single precision 3D FFT will occupy 405 of HBM RAM, allowing for efficient double buffering in the GB VU37P part. The Xillinx FFT Decre can provide a papelled implementation of a single precision SR FFT, with its ample per clock cycle performance, using around 100 DSP Use, with effective performance of 28 single precision GFLOPS. As this occupies only a small fraction of the FPA (s, the SD FFT accelerator edity, a sumple per dock cycle performance, using around 100 DSP Use, with effective performance of 28 single precision GFLOPS. Will be implemented in parallel, and this will also help efficiently implement the transfer of data from the HBM memory to and from these cores.



Figure 2 : High Bandwidth Memory Access Structure

A parallel implementation within the chip is essential to fully exploit both the processing performance and memory bandwidth available. The HBM memory is all DDR4 based and therefore is best accessed via long contiguous bursts, and performs poorly when accessed randomly and with data accesses less than the port width. The memory also consists of 32 independent parallel 256 bit wide AXI ports, each which can access the entire HBM address space through which rajoc in tech. The HBM memory is also a parallel stack OTRAM devices, and so access of at least 256 bits wide will be required for reasonable efficiency. Figure 2 shows the general HBM witching structure.

The ratio of memory access to computational performance is critical here. A single FFT core, will require a sustained 3.2 GBIs read performance to match the 26 GFLOPs performance. The same bandwidth is also required to write back the processed data. A single AXI port will provide at bection trimes this read bandwidth, and assuming read and write back each requiring a port, the device could potentially support up to 64 cores in parallel, based on memory bandwidth considerations.

With multi-dimensional FFTs, the data access pattern may not necessary (it how the data is stored in memory, A 3D FFT involves performing FFTs in each dimension in turn. Reading the FFT input in the first pass, the X direction will be efficient, but reading data for the Y and Z direction FFTs directly from DRAM requires inefficient 64 bit wide, burst length 1, transfers, which will waste at least 75% of the bandwidth. The solution is to perform corner turning on the data, in the internal RAM within the FPAG. This can be performed, while reading from memory, during the FFT write back, or between FFT transfers, using a separate accelerator core. The first option is considered in this paper.



Figure 3 : Corner Turning FFT Reads from Memory



In this case study, each parallel FFT core is paired up with a memory reader and memory writter engine. The memory readers first push that data that couple, a corer turn block which aggregates data from all the parallel readers and outputs it after a corner turn transform. For the first FFT pass in the X direction, this corner turn can be bypassed. Figure 3 shows the memory access pattern for 16 parallel cores using the corner turn. The first lint reads a sile, of channels wide, from the first lint (shown in cange). The next read by this DMA reading engine is then from the 17th line, and the 33rd line etc. The second DMA engine reads from lines 2,18,34, the infort form 3,19,35. Exc. The corner turn block receives all 16 parallel input streams and outputs them as 16 parallel corner turned streams, where each FFT core gets 1 sample from each of the 16 freaders (or each 6 fi

The choice of FFT size of 8192 has been motivated in this case by the match between the HBM memory and the bootnof of an 819234823482 data exact. The convert turning approach is subtalfed for a range of larger FFT sizes, with the memory bandwidth effectively limiting the number of parallel cores to 64, smaller FFT sizes than 4 will be less efficient. With significantly smaller FFT sizes, such as 124212542.28, the corest turning may ba more effectively performed between FFT stages, with on-cho SRAM memory within the FPGA, and therefore the use of HBM may be less important in these applications.

When implementing this solution, the limiting resource turns out to be the availability of BlockRAM blocks used as the double buffers within the FFT cores. The VU37P has a very large on-chip SRAM memory, but 80% of this is larger UltraRAM blocks, which are not currently used by the FFT IP Core. This limits the number of FFT cores to 48, however this still result in a 3D FFT core capable of sustained operation in excess of 0.7STFLOPs (single precision) using a conservative 520M system clock.

Parallel Merge Sort

Sorting and searching algorithms are fundamental building blocks of many applications. Without any floating point arithmistic requirement, they are of their ignored as acceleration candidates. Research into optimizing these algorithms often only focuses on minimising the number of comparison operation, is actually not a significant part of the processing occi, and processing times. Much more performance and energy is used in moving the data from memory to the comparison to the able to provide a better solution. The Ultra RAMM the Block RAM within the FPGA which allow very application specific control of data caching and data flow will also ald in providing higher performance and energy solutions.

Merge Sor is not an algorithm typically considered for FPGA implementation. However for large data sets, it is a deterministic, efficient sorting algorithm, that can be easily parallelized. The arithmetic requirements are minimal. It can still benefit from the flexible configuration of the on-chip memory to provide a very efficient low power solution. Since computation is minimal, the movement of data dominates the performance and power equirements of this algorithm, and therefore there may be substantial benefits to using HBM with this algorithm.

Merge Sort is a divide and conquer approach to sorting data. It has a deterministic complexity Q(N log, N), which may be slower than some heuristic algorithms with best case data (e.g. Quick Sort), but it does not suffer from data dependent issues. It is also parallelizable, making it better suited for FPGA implementation.

The O(N log_ N) complexity is similar to that of the FFT algorithm, and a similar data flow structure as described in the previous case study can be employed to create a log. N parallelism, through a pipeline, which will make the sort time O(N), effectively matching the rate at which data can be read from memory, and written back.





Figure 4 : Merge Sort Pipeline Stages

Figure 4 shows 2 stages of the merge sort pipeline. At each stage the input stream is split inio 2 FIPOs, and the comparison operation is used to select the larger output first to puth to the next stage. The input data stream is fed alternatively to one of 2 FIPOs. At the first stage, data is unsorted and so alternative elements are sent to each FIPO. In late stages, input data will be sorted into 2 flog sections, and so the split occurs after this number of elements. At each stage once 2' elements have been read from one FIPO, the remaining data will be read from the other FIPO unit 2⁻¹⁰ conder devents have been output.

The FPGA resource requirement for the comparison and select operation is relatively minimal and requires just a handful of topic cells (considering 2.8 Million are available). For maximum performance the comparison operation is hard coded, in the suample case to a 64 bit big endian comparison (text character order), however more complex comparisons (e.g. 64 bit little endian for integer, or even case insensitive ascil byte by byte comparison) can also be easily implemented. Run time, software selectable comparison units could also be added at only a small extra logic cost (effectively implementing all possible comparison units could also be added at only a small extra logic cost (effectively implementing all possible comparison stat a could be required), and other data elements, to be carried along in the sort. In the example case study, an 8 byte avue was paired with an 8 byte keyn to use in this comparison, but which could be a 64-bit bit mit to the difference database.

The components which take up the resources in this accelerator are the FIFOs. At each stage, the FIFO needs to be 2' elements deep. This effectively puts a limit on how many stages can fit in the FPGA. Beyond this, the HBM device allows additional stages to merge sort from one port on the HBM device to another.

Using the VU37P device and choosing 16-byte wide data records (B bytes of comparable value, B bytes of key/ pointer) it is possible, building the FIFOs out of Distributed, Block and Ultra RAMs to construct 20 parallel stages, allowing a parallel stort of over 1 million elements (16MB) in O(N) time, at the memory port read rate. Using the other HBM ports to add additional stages allows an extra 8 sorts to be placed in the pipeline, providing the potential to sort 406 data in O(N) time.

Double Precision Matrix Multiply

Linear algebra libraries are at the heart of mary HPC applications, and matrix multiplication is one of the most commonly used operations. Matrix Multiplications is O(N) in its naive implementation, whereas the memory bandwidth requirement is O(N). FPGAs can efficiently implement fixed sized N units where the data for a row and column for each multipler unit can be carded local to that unit. The local memory and processing resources will limit the size of N larger values will help overcome any memory bandwidth imitation, however smaller values may be more filewide and support a value incurred or flams takes more efficiently. HBM devices can allow better exploitation of FPGA Matrix Multiplication cores, as applicably the fixed multiplication size needs combined with simpler memory bound operations such as additori, transposition and scaling within an iterative local, and the HBM bandwidt and multiport structure will allow these additional operations to chard on the same dats, and keep the dataset locality on the divice.



While there are some matrix multiplication algorithms that can perform better than O(N²) here either have stability issues for central data sets or have other computations compositions that make them unsultable in most practical use cases. Therefore most algorithms thand to still use the naive O(N²) implementation. This is not necessarily memory bound as for the O(N²) computations on V(O(N²) memory bound issues it would appear the ratio of computation to memory access is O(N) and therefore to avoid memory bound issues it would appear the increasing N will improve the situation. However to active the fits, the approximation data must be acched close to each multiplication unit. In CPU systems, this can result in very fast performance with small matrix sizes, dompined to poor performance with singer matrix sizes, dominated by cache misses.

With FPGA implementations, the dual port memories, allow a double buffered cache implementation, where the send Markix operation data can be loaded, while the current markix computation progresses. Since there is a 0 (N) factor of data re-use within the algorithm, the writes from memory to the caches will take far less time than the computation, used of data results and the second second



Figure 5 : Matrix Multiply Systolic Array

The local caches will be implemented in the FPGA using Block RAM or Ultra RAM. This places a size restriction on these blocks, making them a power of 2 size. For non-power of 2 parallelizations of N, this does introduce a memory use inefliciency. To double buffer the data, and allow the data load from external memory to run in parallel with the matrix operation on the previous data frame, the caches also need to be at least 2N in size. Block RAM components naturally may application on the previous data frame, the caches also need to be at least 2N in size. Block RAM components naturally may application on the parallelization of up to 256 units. Moving from 256 to 512, not only increases the RAM requirement in proportion to the parallelization N. Maio requires a doubling of each local buffer size, and ease moving howd na parallelization and the size results adoubling of each local buffer size. of 512. With this restriction in mind, the matrix multiply core used was scaled up to fill as much of the VU37P as possible. Using N of 512 required less than 50% of the computational resources but more than 50% of the RAM. Scaling up to a parallelization of 1024 does not appear possible, but a parallel 704x704 double precision matrix multiplier does fit. It docked at 250MHz, this would have a performance of around 350 GFLOPs.

The matrix multiplication implementation as described so far would work equally well on a non-HBM FPGA as the memory bandwidth is not he imitation. The advantage of using HBM stats to show when combining the matrix multiplication operation, with other matrix operations. Since the Matrix Multiply core reads from 2 matrices and writes back to one, it can use at most 3 of the HBM AXI ports to access the memory. This leaves many other ports free to perform compliantering vorputations in parallel. One useful operation, is matrix dement by element addition. This can be used as part of a divide and conquer algorithm for multiplying larger matrices and could allow the core to hande much larger matrices that its fixed size. The core can also hande smaller matrices, by setting unused rows and columns to zero. However this relatively inefficient as the computation in well take the same length of ime as for the full matrix size.

Future work will look into the advantages and disadvantages of using multiple smaller cores in place of the single large matrix multiple one, which can be easily implemented in HBM parts due to the multi-port access to the HBM. This could be combined with not only the extra matrix addition operation, but several other matrix operations including Matrix-Sealar multiplication. Matrix-Vector multiplication, Matrix Transposition and element by element reportion or square root, which are other used in HPC application loops along with a large Matrix-Matrix product operation. Some of these operations can be pipelined together reducing the memory requirement, for example computing the square cost of the matrix product before its written back to memory.

Conclusions

This white paper has discussed the implementation of 3 application case studies on the Xilinx Virtex Ultrascale+ HBM VU37P device, running on the Alpha Data ADM-PCIE-9H7 accelerator card.

While conventional FPGAs provide a very efficient mechanism for FFT implementation, for large multi-dimensional workloads, the high bandwidth parallel HBM interface provides the perfect buffer for handling these larger data sets, especially when combined with the FPGAs on board memory flexibility to allow efficient corner turning of data.

Parallel Marge Sort can also be targetted at the HBM FPGA device. The large FPGA size of the VU37P, and especially the large provision of UIIra RAM allows a very efficient implementation of sort pipeline with up to 20 parallel tagges, sorting over a million elements as fast as they can be read from memory. The HBM allows additional parallel sort stages to operate in the pipeline, extending the sort size by several orders i order and manhute.

Large parallel Matrix Multiplication cores can be implemented on most large FPGAs, and these implementations are not specifically memory bandwith enantitive. However HBM allows assy combination of one or more Matrix Multiplication cores with, more basic lower performance, memory bound operators such as addition or scaling, that allow the data set to be kept on the accelerator while performing a more complex processing loop. This multiplot parallel access to the same working data set, which can be up to 80% in size will enable many combinations of accelerators to be implemented in the same FPGA design - for example, combinations of Matrix-Multiplication.







Figure 6 : Heterogeneous Compute Acceleration Node

This architectural idea of a compute acceleration node with multiple heterogeneous acceleration cores can be expanded to an aimost generic memory and dutation contrict pandigm, where the working data for the application is kept in the HBM memory and the processing operates around this. Figure 6 illustrates one such structure. The FPGA contains a number of different accelerators and work modules. Simple and complex computation accelerators operate directly on the HBM memory. Control and mode complex tasks can be handled by either an on-chip act CPU, or by a host CPU over PCIe. Internode communication can operate in panelle, shifting data through the 12TBs of the Nather TFPGAs in the Luster.

Case Study Vivado Projects

The case study Vivado projects are available for customers of the ADM-PCIE-9H7 HBM FPGA accelerator card. Please contact Alpha Data for information on how to access these.

Address: 4 West Silvermills Lane, Edinburgh, EH3 58D, UK Telephone: +44 131 558 2600 Fax: +44 131 558 2700 email: sales@alpha-data.com website: http://www.alpha-data.com