ALPHA DATA

ADM-XRC-KU1 DMA Demonstration (PCIe) FPGA Design
Release: 1.2.0

Document Revision: 1.3
29 August 2022

	Head Office	US Office
Address:	Suite L4A, 160 Dundee Street, Edinburgh, EH11 1DQ, UK	10822 West Toller Drive, Suite 250 Littleton, CO 80127
Telephone:	+44 131 558 2600	(303) 954 8768
Fax:	+44 131 558 2700	(866) 820 9956 - toll free
email:	sales@alpha-data.com	sales@alpha-data.com
website:	http://www.alpha-data.com	http://www.alpha-data.com

All trademarks are the property of their respective owners.

Table Of Contents

List of Tables

List of Figures

ALPHA DATA

1 Introduction

> **Supported Vivado versions**
>
> This version of the **ADM-XRC-KU1 DMA Demonstration (PCIe) FPGA Design** can be built with Vivado 2018.3 or later.
>
> As of writing, Vivado 2022.1 is the latest release and is recommended. Alpha Data cannot guarantee that this FPGA design will be fully compatible with future releases of Vivado.

This document describes the **ADM-XRC-KU1 DMA Demonstration (PCIe) FPGA Design**.

The **ADM-XRC-KU1-P5HI** (P5 & Host Interface) IP, supplied by Alpha Data, includes a PCI Express endpoint which provides up to four independent DMA engines each capable of scatter-gather bus-mastering. These DMA engines are useful for bulk data transfer between host memory and the FPGA in the ADM-XRC-KU1.

Figure 1 shows the ADM-XRC-KU1 within a system when the **ADM-XRC-KU1-P5HI** IP is in use:

Figure 1 : The ADM-XRC-KU1 within a system

The PCI Express endpoint in ADM-XRC-KU1-P5HI has 8 lanes of PCI Express. When the ADM-XRC-KU1 is in **Bridge Bypass** mode (SW1-3 is ON), all 8 lanes are used (provided that the other end of the link has at least 8 lanes). If not in Bridge Bypass mode (SW1-3 is OFF), the lower 4 lanes of the PCIe endpoint are used (corresponding to the upper 4 lanes of the XMC P5 connector). The PCI Express endpoint in ADM-XRC-KU1-P5HI automatically detects the available number of lanes, so user action is not required in either

case.

This FPGA design demonstrates instantiating ADM-XRC-KU1-P5HI so that data can be transferred by the DMA engines between host memory and BlockRAMs in the FPGA. In addition, the BlockRAMs can be accessed via the Direct Slave channel so that DMA transfers can be verified for correctness of data.

A TCL script is provided for building the FPGA design; refer to Section 3 for details.

To exercise the FPGA design, a program that runs on the host is provided. It measures the data transfer performance of a single DMA engine, or multiple DMA engines in aggregate, depending on command-line options. For details of building this program, refer to Section 5.

Using the FPGA design in hardware with the demonstration program is described in Section 6.

1.1 Structure of this package

The files and folders making up the DMA Demonstration FPGA Design are organized as in Figure 2 below:

```
(ROOT) .............................................  The root of this package
│
├─ example
│   └─ dma_demo_pcie-admxrcku1-v1_2_0 ·······  DMA Demonstration (PCIe) FPGA Design
│       ├─ doc ···································  Documentation for the DMA Demonstration (PCIe) FPGA
│       │                                         Design
│       ├─ fpga
│       │   ├─ bit ·······························  Pre-built bitstreams
│       │   ├─ proj ······························  Vivado project directory, with TCL scripts
│       │   └─ src ·······························  DMA Demonstration (PCIe) FPGA Design HDL code
│       └─ host ···································  DMA Demonstration (PCIe) Host Program
│           ├─ bin ·······························  Pre-built binaries (Windows only)
│           ├─ proj
│           │   ├─ linux ·······················  Makefiles etc. for Linux
│           │   ├─ vxworks ·····················  Makefiles etc. for VxWorks
│           │   ├─ win32vs2012 ················  Microsoft Visual Studio 2012 projects (Windows)
│           │   └─ win32vs2013 ················  Microsoft Visual Studio 2013 projects (Windows)
│           └─ src ·······························  Source code
│
├─ fpga
│   └─ repo
│       ├─ vivado-2015.1 ·······················  Repository for common Vivado IP
│       └─ vivado-2016.2 ·······················  Repository for common Vivado IP
│
└─ host
    ├─ api-v1_4_21
    │   ├─ include ·······························  Header files for ADMXRC3 API
    │   └─ lib ···································  Libraries for ADMXRC3 API
    ├─ app_framework-v1_4_0 ·················  Example application framework
    └─ util-v1_13_0 ···························  Common Host Utilities
```

Figure 2 : Structure of this package

The root of this package, i.e. the directory which forms the root of tree of directories and files making up this package, is referred to in the remainder of this document as **(ROOT)**.

The base directory of the DMA Demonstration FPGA Design, i.e. **(ROOT)/example/ dma_demo_pcie-admxrcku1-v1_2_0** is referred to in the remainder of this document as **(DESIGN)**.

2 Design description

Figure 3 : Block diagram of DMA Demonstration (PCIe) FPGA Design

The FPGA design consists of the following elements:

- An instance of **ADM-XRC-KU1-P5HI**, which is an IP block supplied by Alpha Data, providing (amongst other things) a PCI Express host, four DMA engines and integrated interfaces to various chips such as Flash memory and the Vital Product Data (VPD) PROM.

- Four 512 kiB BlockRAMs, one per DMA engine. The BlockRAMs are dual-ported so that they may be simultaneously accessed by both the host and the corresponding DMA engine, although it is the host's responsibility to either cope with or avoid read/write and write/write collisions.

- For each BlockRAM, there are two AXI4 to BlockRAM interfaces. The first allows a particular DMA engine to read and write it, and the second permits the Direct Slave channel to read and write it. Altogether, there are eight such BlockRAM interfaces in the design.

- An AXI4 crossbar instance for decoding Direct Slave addresses and routing AXI4 commands to the appropriate BlockRAM interface. This splits the Direct Slave AXI4 channel into four channels, according to address. The address decoding scheme is detailed in Table 1.

The Direct Slave address map consists of four 512 kiB regions, one per BlockRAM:

Address range	Size	Purpose
0x000000 - 0x07FFFF	512 kiB	Permits the host to read and write BlockRAM 0.
0x080000 - 0x0FFFFF	512 kiB	Permits the host to read and write BlockRAM 1.
0x100000 - 0x17FFFF	512 kiB	Permits the host to read and write BlockRAM 2.
0x180000 - 0x1FFFFF	512 kiB	Permits the host to read and write BlockRAM 3.
Others		Reserved; must not be accessed.

Table 1 : Direct Slave AXI4 address map

The DMA engines each see a trivial address map consisting of a single region of 512 kiB. If N is the index of a DMA engine, its address map as follows:

Address range	Size	Purpose
0x0 - 0x7FFFF	512 kiB	Permits DMA engine N to read and write BlockRAM N.
Others		Reserved; must not be accessed.

Table 2 : DMA engine N AXI4 address map

2.1 Testbench

The testbench is implemented by **tb_dma_demo_pcie.vhd**. Figure 4 shows its structure:

Figure 4 : Block diagram of Testbench

The approach taken for simulation is to replace the instance of **ADM-XRC-KU1-P5HI**, which serves as the PCI Express interface, with a behavioral model (**tb_dma_demo_pcie_stim**) that stimulates the **ds_axi_***, **dma0_axi_***, **dma1_axi_***, **dma2_axi_*** and **dma3_axi_*** channels. It generates AXI4-MM transactions that emulate those produced by the host CPU, in the case of the **ds_axi_*** channel, and those produced by the DMA engines, in the case of the **dma0_axi_*** ... **dma3_axi_*** channels. The PCIe and AVR uC interfaces are largely ignored by the behavioral model.

The project generation scripts create a simulation source set **sim_axi** in Vivado which can be used to simulate the design behaviorally, using XSIM or the third-party simulators supported by Vivado. A successful simulation run produces output on the simulator's console of the form (timestamp lines abbreviated for clarity):

```
Note: Model Name : ADM-XRC-KU1
Time: 0 ps  Iteration: 0  Process: ...
Note: Waiting for PCIe online...
Time: 0 ps  Iteration: 0  Process: ...
Note: PCIe link online
Time: 0 ps  Iteration: 1  Process: ...
Note: Wrote DS DATA 32 bytes 0x0000000700000006000000050000000400000003000000020000
0000100000000 with enable 0b11111111111111111111111111111111 to byte address 0x000
0000000000000
Time: 115 ns  Iteration: 1  Process: ...
... other similar messages ...
```

```
     Note: Test DS completed: PASSED.
     Time: 33295 ns  Iteration: 1  Process: ...
     Note: Read DMA0 DATA 1024 bytes from byte address 0x0000000000000000
     Time: 33725 ns  Iteration: 1  Process: ...
     ... other similar messages ...
     Note: Wrote DMA0 DATA 1024 bytes to byte address 0x0000000000000000
     Time: 34125 ns  Iteration: 1  Process: ...
     ... other similar messages ...
     Note: Read DMA0 DATA 1024 bytes from byte address 0x0000000000000000
     Time: 34555 ns  Iteration: 1  Process: ...
     ... other similar messages ...
     Note: Test DMA0 completed: PASSED.
     Time: 34565 ns  Iteration: 1  Process: ...
     Note: Test DMA1 completed: PASSED.
     Time: 34565 ns  Iteration: 1  Process: ...
     Note: Test DMA2 completed: PASSED.
     Time: 34565 ns  Iteration: 1  Process: ...
     Note: Test DMA3 completed: PASSED.
     Time: 34565 ns  Iteration: 1  Process: ...
     Failure: Test of design DMA_DEMO_PCIE completed: PASSED.
     Time: 34565 ns  Iteration: 3  Process: ...
```

Note

If a simulation of the DMA Demonstration (PCIe) FPGA Design has not been run before the first synthesis run, then subsequent simulations may not run correctly. This issue and the workaround are discussed in Section 7.1.

It is recommended to follow this workaround before starting any simulation

---

3 Building the FPGA design

Tcl scripts to create the Vivado projects for the various configurations of the FPGA design are found in the **(DESIGN)/fpga/proj/** directory. These can be **source**d within the Vivado GUI, or **source**d by Vivado in batch mode. The available Tcl scripts are listed in Table 3:

Silicon revision	Project creation script in **(DESIGN)/fpga/proj/**
Production	mkxpr-dma_demo_pcie-ku060_2i.tcl
Production	mkxpr-dma_demo_pcie-ku115_2i.tcl

Table 3 : Project creation scripts by configuration

To generate a project, start a shell or command prompt, and issue a command of the following form:

```
cd (DESIGN)/fpga/proj
vivado -mode batch -source mkxpr-dma_demo_pcie-ku060_2i.tcl
```

(Windows users should use backslashes in the **cd** command, rather than forward slashes.)

After the project has been created using the script, it can be opened in the Vivado GUI.

A TCL script is also provided in the same directory to fully rebuild the Vivado project via the shell or Command Prompt. This is named similarly to the **mkxpr** script, except that the prefix is **rebuild**. For example, to rebuild the Vivado project, invoke Vivado as follows:

```
cd (DESIGN)/fpga/proj
vivado -mode batch -source rebuild-dma_demo_pcie-ku060_2i.tcl
```

(Windows users should use backslashes in the **cd** command, rather than forward slashes.)

Assuming that building is successful, the newly-built **.bit** file is:

(DESIGN)/fpga/proj/<project directory>/dma_demo_pcie.runs/impl_1/dma_demo_pcie.bit

> **Note**
> Pre-built bitstreams, which are found under the directory **(DESIGN)/fpga/bit/**, are **not** overwritten when the FPGA design is built.

4 Demonstration program

The demonstration program, **dma_demo_pcie** is located in **(DESIGN)/host/src/** and consists of three source files:

- **cmdline.cpp**

    This file contains the **main** entry point and code for parsing command-line arguments, and nothing in this file is directly related to the FPGA design. It makes use of the **CExAppCmdLineArgs** class, which is provided by the example application framework code in **(ROOT)/host/app_framework-v1_4_0/**.

    Note that when building the demonstration program for VxWorks, this source file is omitted because a VxWorks downloadable kernel module does not have a traditional main()-style entry point.

- **dma_demo_pcie.cpp**

    This file contains code that actually drives the FPGA design and performs the DMA performance test. It makes use of some classes for operating system abstraction (e.g. **CExAppThread**), also provided by the example application framework code.

- **dma_demo_pcie.h**

    This file defines the interface to the code in **dma_demo_pcie.cpp**, and is used by **cmdline.cpp**.

    Note that in VxWorks, the functions whose prototypes are defined in this file can be called from the VxWorks kernel shell.

The demonstration program works as follows:

1. It opens an ADMXRC3 device either by index or serial number, depending on arguments passed on the command line.

2. It launches one thread for each DMA engine that has been selected to participate in the test (as per command-line arguments). For each thread, a context structure, initialized by the main thread, supplies information about DMA transfer size & direction etc., also as per command-line arguments.

3. The main thread then commands all DMA threads to perform DMA transfers continuously for a period specified by command-line arguments, with each thread accumulating a count of bytes transferred, and waits for all DMA threads to finish.

4. The main thread verifies the data transferred by the last DMA transfer of each DMA thread, reporting any verification errors found.

5. The main thread reports DMA transfer throughput statistics, for each DMA engine and in aggregate.

6. Finally, the main thread frees allocated memory, destroys synchronization & thread objects etc. and closes handle to the ADMXRC3 device.

5 Building the demonstration program

5.1 Building in Linux

A **Makefile** for GNUMake is provided for building the demonstration program, **dma_demo_pcie**. The GNU C++ toolchain and associated C and C++ development packages must be installed in the system that is used to build **dma_demo_pcie**.

To build **dma_demo_pcie**, follow this procedure:

1. Start a shell and change directory to **(DESIGN)/host/proj/linux**.

2. Issue the following command:

    ```
    make
    ```

Assuming that building is successful, the executable is **(DESIGN)/host/proj/linux/dma_demo_pcie**.

The above procedure builds **dma_demo_pcie** natively, i.e. for the architecture that the GNU toolchain on the build system targets by default. There are two variables that may be passed on the **make** command-line or set in the environment in order to change the way building is performed:

*   **BIARCH**

    For most 64-bit Linux distributions, it is possible to build both a native (64-bit) executable and a 32-bit executable. To do this, set **BIARCH** variable to yes on the **make** command-line. For example:

    ```
    make BIARCH=yes
    ```

    Assuming that building is successful, the executables produced are **dma_demo_pcie** (native 64-bit) and **dma_demo32** (32-bit).

*   **CROSS_COMPILE**

    To build using a cross-compiler, set the **CROSS_COMPILE** environment variable to the prefix of the toolchain binaries, ensuring that the toolchain is in the **PATH**. For example

    ```
    export PATH=/path/to/toolchain:$PATH
    export CROSS_COMPILE=arm-none-linux-gnueabi-
    make
    ```

*   **SYSROOT**

    Generally used only when cross-compiling, the value of **SYSROOT** points to the target system's root filesystem. This may be required if the toolchain used for cross-compiling does not have the required defaults for paths to system header files and libraries directories. For example:

    ```
    export PATH=/path/to/toolchain:$PATH
    export CROSS_COMPILE=arm-none-linux-gnueabi-
    make SYSROOT=/path/to/arm-rootfs
    ```

5.2 Building in Windows

Solutions for Microsoft Visual Studio 2012 & 2013 are provided for building the demonstration program, **dma_demo_pcie.exe**.

To build **dma_demo_pcie.exe** for a particular configuration-platform combination, follow this procedure:

1. If using Microsoft Visual Studio 2012, open the solution **(DESIGN)/host/proj/win32vs2012/ dma_demo_pcie.sln**.

    If using Microsoft Visual Studio 2013, open the solution **(DESIGN)/host/proj/win32vs2013/ dma_demo_pcie.sln**.

2. From the **Standard** toolbar, which is visible by default in Microsoft Visual Studio, select the configuration and platform of interest; for example **Release**, **x64**.

3. From the main menu, select **BUILD -> Rebuild Solution**.

Alternatively, follow this procedure to build all available configuration-platform combinations of
dma_demo_pcie.exe:

1.   If using Microsoft Visual Studio 2012, open the solution **(DESIGN)/host/proj/win32vs2012/
       dma_demo_pcie.sln**.

       If using Microsoft Visual Studio 2013, open the solution **(DESIGN)/host/proj/win32vs2013/
       dma_demo_pcie.sln**.

2.   From the main menu, select **BUILD** -> **Batch Build...**

3.   In the **Batch Build** dialog, click **Select All** and then **Rebuild**.

Once built, the executable files for **dma_demo_pcie.exe** are located as follows, according to Visual Studio
version, configuration and platform:

Visual Studio	Configur-ation	Platform	Executable location
2012	Debug	Win32	**(DESIGN)/host/proj/win32vs2012/dma_demo_pcie/Debug/**
2012	Debug	x64	**(DESIGN)/host/proj/win32vs2012/dma_demo_pcie/Debug64/**
2012	Release	Win32	**(DESIGN)/host/proj/win32vs2012/dma_demo_pcie/Release/**
2012	Release	x64	**(DESIGN)/host/proj/win32vs2012/dma_demo_pcie/Release64/**
2013	Debug	Win32	**(DESIGN)/host/proj/win32vs2013/dma_demo_pcie/Debug/**
2013	Debug	x64	**(DESIGN)/host/proj/win32vs2013/dma_demo_pcie/Debug64/**
2013	Release	Win32	**(DESIGN)/host/proj/win32vs2013/dma_demo_pcie/Release/**
2013	Release	x64	**(DESIGN)/host/proj/win32vs2013/dma_demo_pcie/Release64/**

Table 4 : Location of dma_demo_pcie.exe

5.3 Building for VxWorks

A **Makefile** is provided for building a downloadable kernel module, **admxrc3DmaDemoPcie.out**, which has entry
points that may be called from the VxWorks shell.

To invoke the **Makefile**, follow these steps:

1.   Start a VxWorks Development Shell. This can be started from within Workbench or from the Start Menu if
       running in Windows.

2.   In the shell, change directory to **(DESIGN)/host/proj/vxworks**.

3.   Issue the **make** command, specifying the CPU architecture, toolchain and other build options. For
       example:

```
make CPU=NEHALEM TOOL=icc VXBUILD="LP64 SMP" clean default
```

       The above command builds **admxrc3DmaDemoPcie.out** for 64-bit SMP Nehalem architecture using the
       Intel toolchain.

Assuming that the **make** command is successful, the build product is **admxrc3DmaDemoPcie.out**, which can be
downloaded to the target system.

For a more detailed discussion of how to invoke the **Makefile**, refer to Appendix C.

6 Using the FPGA Design

6.1 Using the FPGA Design with a Linux host

The demonstration program, **dma_demo_pcie**, runs on the host system's CPU and verifies that the FPGA design works as expected. Before doing so, please ensure that your environment meets the following requirements:

- ADB3 Driver 1.4.18b4 or later is installed in the test machine.

- The Host Utilities from the ADM-XRC-KU1 SDK are available and have been built to yield executable files.

- You have built the demonstration program as detailed in .

- You are logged in as a user that is capable of executing programs as **root** using **sudo**.

Configure the target FPGA with the FPGA design's bitstream

The first step in running the program is to configure the target FPGA with the FPGA design's pre-built bitstream, for example:

(DESIGN)/fpga/bit/dma_demo_pcie-ku060_2i/dma_demo_pcie.bit

This can be done in several ways:

a) If a JTAG cable is available and plugged into the ADM-XRC-KU1, source the debug script for the configuration of interest, e.g. **(DESIGN)/fpga/bit/debug-dma_demo_pcie-ku060_2i.tcl**, within the Vivado GUI. For details of connecting a JTAG cable to the ADM-XRC-KU1, please refer to the ADM-XRC-KU1 User Manual.

Then reboot (do not power cycle) the machine hosting the ADM-XRC-KU1 so that it performs configuration of the PCIe endpoint in the target FPGA.

b) Configure the target FPGA on the ADM-XRC-KU1 with the **.bit** file using the **LOADER** host utility. This is done as follows in a shell:

```
pushd (ROOT)/host/util-v1_13_0/proj/linux/loader
sudo ./loader -checklink (DESIGN)/fpga/bit/CONFIGURATION/dma_demo_pcie.bit
popd
```

where *CONFIGURATION* is e.g. **dma_demo_pcie-ku060_2i**.

Then reboot (do not power cycle) the machine hosting the ADM-XRC-KU1 so that it performs configuration of the PCIe endpoint in the target FPGA.

NOTE: This method requires that the Common Host Utilities have been built and are available on the machine hosting the ADM-XRC-KU1. Refer to **AD-UG-0055** in the directory **(ROOT)/host/util-v1_13_0/doc/** for details.

c) Program the Flash memory on the ADM-XRC-KU1 with the **.bit** file using the **flash** host utility. This is done as follows in a shell:

```
pushd (ROOT)/host/util-v1_13_0/proj/linux/flash
sudo ./flash program 0 (DESIGN)/fpga/bit/CONFIGURATION/dma_demo_pcie.bit
popd
```

where *CONFIGURATION* is e.g. **dma_demo_pcie-ku060_2i**.

Then power-cycle the system so that the target FPGA is automatically configured with the bitstream just programmed.

NOTE: This method requires that the Common Host Utilities have been built and are available on the machine hosting the ADM-XRC-KU1. Refer to **AD-UG-0055** in the directory **(ROOT)/host/util-v1_13_0/doc/** for details.

Start the ADB3 Driver

If the ADB3 Driver is not already started, start it using the command:

```
sudo modprobe adb3 PciAddress64Bit=1 PciUseMsi=1
```

The **PciAddress64Bit** and **PciUseMsi** options are performance-enhancing options that respectively enable use of 64-bit PCI Addressing and Message-signalled Interrupts by the driver.

Run the demonstration program

To run the **dma_demo_pcie** program with default arguments, issue the following commands in a shell:

```
cd (DESIGN)/host/proj/linux
sudo ./dma_demo_pcie
```

This should yield output as follows:

```
INFO:  Using 1 DMA engine(s): 0
INFO:  DMA transfer size is 0x80000(524288) byte(s)
INFO:  Testing BlockRAM 0 using Direct Slave channel...
INFO:  No errors were detected in initial test of data transfer to and from BlockR
AMs using Direct Slave channel.
INFO:  Doing DMA performance test...
INFO:  0 data error(s) detected for DMA engine 0
INFO:  DMA engine 0 wrote 8728 MiB to the FPGA in 2.00011 s at 4363.77 MiB/s
INFO:  1 DMA engine(s) transferred 8728 MiB to/from the FPGA at 4363.77 MiB/s
```

> **NOTE**
>
> If you encounter the following error when invoking **dma_demo_pcie** as above
>
> ```
> ERROR: This program must be run on one of the following models: ADM-XRC-KU1 (P5
>        PCIe endpoint). The device in use is: ADM-XRC-KU1
> ```
>
> then this indicates that the Bridge FPGA on the ADM-XRC-KU1 is not in bypass mode, and the ADB3 Driver has enumerated it as device index 0. In this case, invoke **dma_demo_pcie** as follows (uses device index 1):
>
> ```
> sudo ./dma_demo_pcie -index 1
> ```

The default arguments are to use DMA channel 0 (only), to transfer data from the host to FPGA and to use a DMA transfer size of 0x80000 bytes. These three arguments can be overwritten by specifying them on the command line. For a complete description of the command-line options for the **dma_demo_pcie** program, refer to . Some examples of running **dma_demo_pcie** follow:

*   All four DMA engines transferring data from FPGA to host:

    ```
    sudo ./dma_demo_pcie 0xf 0xf
    ```

*   DMA engines 0 & 2 transferring data from FPGA to host, and DMA engines 1 & 3 transferring data from host to FPGA:

    ```
    sudo ./dma_demo_pcie 0xf 0x5
    ```

*   DMA engine 0 transferring data from host to FPGA using a DMA transfer size of 0x12345 bytes:

    ```
    sudo ./dma_demo_pcie 0x1 0 0x12345
    ```

6.2 Using the FPGA Design with a Windows host

The demonstration program, **dma_demo_pcie**, runs on the host system's CPU and verifies that the FPGA design works as expected. Before doing so, please ensure that your environment meets the following requirements:

*   ADB3 Driver 1.4.18b4 or later is installed in the test machine.

*   The Host Utilities from the ADM-XRC-KU1 SDK are available.

*   You are either:

    *   Logged in as a user with Administrator privileges in a system without User Account Control (UAC) or

where UAC is disabled, and have started a Windows Command Prompt (which will be elevated).

- Logged in as a user with Administrator privileges in a system with User Account Control, and have started a Windows Command Prompt using "Run as administrator".

Configure the target FPGA with the FPGA design's bitstream

The first step in running the program is to configure the target FPGA with the FPGA design's pre-built bitstream, for example:

(DESIGN)/fpga/bit/dma_demo_pcie-ku060_2i/dma_demo_pcie.bit.

This can be done in several ways:

a) If a JTAG cable is available and plugged into the ADM-XRC-KU1, source the debug script for the configuration of interest, e.g. **(DESIGN)/fpga/bit/debug-dma_demo_pcie-ku060_2i.tcl**, within the Vivado GUI. For details of connecting a JTAG cable to the ADM-XRC-KU1, please refer to the ADM-XRC-KU1 User Manual.

Then reboot (do not power cycle) the machine hosting the ADM-XRC-KU1 so that it performs configuration of the PCIe endpoint in the target FPGA.

b) Configure the target FPGA on the ADM-XRC-KU1 with the **.bit** file using the **LOADER** host utility. This is done as follows in a shell:

```
pushd (ROOT)\host\util-v1_13_0\bin\win32\x86
loader -checklink (DESIGN)\fpga\bit\CONFIGURATION\dma_demo_pcie.bit
popd
```

where *CONFIGURATION* is e.g. **dma_demo_pcie-ku060_2i**.

Then reboot (do not power cycle) the machine hosting the ADM-XRC-KU1 so that it performs configuration of the PCIe endpoint in the target FPGA.

NOTE: This method requires that the Common Host Utilities are available on the machine hosting the ADM-XRC-KU1. Refer to **AD-UG-0055** in the directory **(ROOT)/host/util-v1_13_0/doc/** for details.

c) Program the Flash memory on the ADM-XRC-KU1 with the **.bit** file using the **flash** host utility. This is done as follows in a shell:

```
pushd (ROOT)\host\util-v1_13_0\bin\win32\x86
flash program 0 (DESIGN)\fpga\bit\CONFIGURATION\dma_demo_pcie.bit
popd
```

where *CONFIGURATION* is e.g. **dma_demo_pcie-ku060_2i**.

Then power-cycle the system so that the target FPGA is automatically configured with the bitstream just programmed.

NOTE: This method requires that the Common Host Utilities are available on the machine hosting the ADM-XRC-KU1. Refer to **AD-UG-0055** in the directory **(ROOT)/host/util-v1_13_0/doc/** for details.

(Optional) Apply DMA performance-enhancing tweaks to ADB3 Driver

The ADB3 Driver has some parameters that affect its behaviour, which are located in the Registry under the key

HKLM\System\CurrentControlSet\Services\adb3\Parameters

The DWORD value **PciAddress64Bit** (default 0) can be set to 1 in order to make the ADM-XRC-KU1's DMA engines use 64-bit PCI addressing, which can improve DMA performance by reducing or eliminating the need for bounce-buffering in systems with more than 3 GiB of memory.

If the above value is changed, the ADB3 Driver must be restarted in order for the change to take effect. This is most easily accomplished in Windows Device Manager by first disabling and then enabling the ADM-XRC-KU1 device.

NOTE: Installing the ADB3 Driver will overwrite the parameters in the Registry, including **PciAddress64Bit**, with their default values.

Run the demonstration program

To run the **dma_demo_pcie.exe** program with default arguments, issue the following commands in the Windows Command Prompt:

```
cd (DESIGN)\host\bin\win32\x86
dma_demo_pcie
```

This should yield output as follows:

```
INFO:  Using 1 DMA engine(s): 0
INFO:  DMA transfer size is 0x80000(524288) byte(s)
INFO:  Testing BlockRAM 0 using Direct Slave channel...
INFO:  No errors were detected in initial test of data transfer to and from BlockR
AMs using Direct Slave channel.
INFO:  Doing DMA performance test...
INFO:  0 data error(s) detected for DMA engine 0
INFO:  DMA engine 0 wrote 8728 MiB to the FPGA in 2.00011 s at 4363.77 MiB/s
INFO:  1 DMA engine(s) transferred 8728 MiB to/from the FPGA at 4363.77 MiB/s
```

NOTE

If you encounter the following error when invoking **dma_demo_pcie** as above

```
ERROR: This program must be run on one of the following models: ADM-XRC-KU1 (P5
       PCIe endpoint). The device in use is: ADM-XRC-KU1
```

then this indicates that the Bridge FPGA on the ADM-XRC-KU1 is not in bypass mode, and the ADB3 Driver has enumerated it as device index 0. In this case, invoke **dma_demo_pcie** as follows (uses device index 1):

```
dma_demo_pcie -index 1
```

The default arguments are to use DMA channel 0 (only), to transfer data from the host to FPGA and to use a DMA transfer size of 0x80000 bytes. These three arguments can be overwritten by specifying them on the command line. For a complete description of the command-line options for the **dma_demo_pcie** program, refer to Appendix A. Some examples of running **dma_demo_pcie** follow:

*   All four DMA engines transferring data from FPGA to host:

    ```
    dma_demo_pcie 0xf 0xf
    ```

*   DMA engines 0 & 2 transferring data from FPGA to host, and DMA engines 1 & 3 transferring data from host to FPGA:

    ```
    dma_demo_pcie 0xf 0x5
    ```

*   DMA engine 0 transferring data from host to FPGA using a DMA transfer size of 0x12345 bytes:

    ```
    dma_demo_pcie 0x1 0 0x12345
    ```

6.3 Using the FPGA Design in VxWorks

The demonstration program, **admxrc3DmaDemoPcie.out**, runs on the VxWorks target machine and writes values entered by the user into the nibble-reversal register of the target FPGA. The nibble-reversed values are read back and displayed. Before running it, please ensure that your environment meets the following requirements:

*   An ADM-XRC-KU1 is plugged into an XMC slot in the VxWorks target machine.

*   ADB3 Driver 1.4.18b4 or later has been built and is running on the VxWorks target machine. This can be done by one of two methods:

    (a) By downloading ADB3 Driver, as a set of downloadable kernel modules (DKMs), to the VxWorks target machine, after booting. For this method, please refer to the release notes for **ADB3 Driver for VxWorks**.

(b) By building ADB3 Driver Component into the VxWorks kernel so that it is automatically started when the kernel boots. For this method, please refer to the release notes for **ADB3 Driver Component for VxWorks**.

- You have built the demonstration program as detailed in Section 5.3.

- You have access to the kernel shell on the VxWorks target machine, either using a serial connection or using telnet.

Configure the target FPGA with the FPGA design's bitstream

The first step in running the program is to configure the target FPGA with the FPGA design's pre-built bitstream, for example:

(DESIGN)/fpga/bit/dma_demo_pcie-ku060_2i/dma_demo_pcie.bit

This can be done in several ways:

a) If a JTAG cable is available and plugged into the ADM-XRC-KU1, source the debug script for the configuration of interest, for example

(DESIGN)/fpga/bit/debug-dma_demo_pcie-ku060_2i.tcl

within the Vivado GUI. For details of connecting a JTAG cable to the ADM-XRC-KU1, please refer to the ADM-XRC-KU1 User Manual.

Then reboot (do not power cycle) the machine hosting the ADM-XRC-KU1 so that it performs configuration of the PCIe endpoint in the target FPGA.

b) Configure the target FPGA on the ADM-XRC-KU1 with the **.bit** file using the **LOADER** host utility. This is done as follows in a shell:

```
admxrc3Loader 0,0x20,0,"HOST:(DESIGN)/fpga/bit/CONFIGURATION/dma_demo_pcie.bit"
```

where *HOST* is the VxWorks host and *CONFIGURATION* is e.g. **dma_demo_pcie-ku060_2i**.

Then reboot (do not power cycle) the machine hosting the ADM-XRC-KU1 so that it performs configuration of the PCIe endpoint in the target FPGA.

NOTE: This method requires that the Common Host Utilities are available and have been built and downloaded to the machine hosting the ADM-XRC-KU1. Refer to **AD-UG-0086** in the directory **(ROOT)/host/util-v1_13_0/doc/** for details.

c) Program the Flash memory on the ADM-XRC-KU1 with the **.bit** file using the **FLASH** host utility. This is done as follows in a shell:

```
admxrc3FlashProgram 0,0,0,"HOST:(DESIGN)/fpga/bit/CONFIGURATION/dma_demo_pcie
.bit"
```

where *HOST* is the VxWorks host and *CONFIGURATION* is e.g. **dma_demo_pcie-ku060_2i**.

Then power-cycle the system so that the target FPGA is automatically configured with the bitstream just programmed.

NOTE: This method requires that the Common Host Utilities are available and have been built and downloaded to the machine hosting the ADM-XRC-KU1. Refer to **AD-UG-0086** in the directory **(ROOT)/host/util-v1_13_0/doc/** for details.

Download the demonstration program to the VxWorks target machine

Assuming that you have built it as described in Section 5.3, the DKM for the demonstration program must first be downloaded to the VxWorks target machine. This can be done by a shell command such as:

```
-> ld <HOST:(DESIGN)/host/proj/vxworks/admxrc3DmaDemoPcie.out
value = -140737478303728 = 0xffff800000996010
```

> **Undefined symbols when loading the DKM**
>
> If the **ld** command fails due to undefined symbols, the most likely cause is that the ADB3 Driver has not been correctly downloaded to the VxWorks target system.

Run the demonstration program

Once the DKM for the demonstration program is resident in the VxWorks target system, it is possible to run it. The basic form of shell command that runs the program uses the **admxrc3DMADemoPcieIndex** entry point in the DKM:

```
-> admxrc3DMADemoPcieIndex 0,1,0,0x80000,2000,10,1
```

Successfully running the program as described above should yield output of the form:

```
INFO:  Using 1 DMA engine(s): 0
INFO:  DMA transfer size is 0x80000(524288) byte(s)
INFO:  Testing BlockRAM 0 using Direct Slave channel...
INFO:  No errors were detected in initial test of data transfer to and from
       BlockRAMs using Direct Slave channel.
INFO:  Doing DMA performance test...
INFO:  0 data error(s) detected for DMA engine 0
INFO:  DMA engine 0 wrote 1835.5 MiB to the FPGA in 2 s at 917.75 MiB/s
INFO:  1 DMA engine(s) transferred 1835.5 MiB to/from the FPGA at 917.75 MiB/s
```

> **NOTE**
>
> If you encounter the following error when invoking **admxrc3DMADemoPcieIndex** as above
>
> ```
> ERROR: This program must be run on one of the following models: ADM-XRC-KU1 (P5
>        PCIe endpoint). The device in use is: ADM-XRC-KU1
> ```
>
> then this indicates that the Bridge FPGA on the ADM-XRC-KU1 is not in bypass mode, and the ADB3 Driver has enumerated it as device index 0. In this case, invoke **admxrc3DMADemoPcieIndex** as follows (uses device index 1):
>
> ```
> -> admxrc3DMADemoPcieIndex 1,1,0,0x80000,2000,10,1
> ```

---

7 Known issues

7.1 Workaround for incomplete IP simulation output products in Vivado

When simulating the design, the completion message **Test of design DMA_DEMO_PCIE completed: PASSED** may not appear. This is caused by an issue in the Out Of Context (OOC) IP in Vivado related to incomplete simulation output products.

This issue may be encountered if a simulation has not been run before the first synthesis run. To work around this issue, follow these steps:

(1) Open the project in the Vivado GUI.

(2) In the "Sources" window, select the "IP Sources" tab. Select all the ip and right-click to select "Generate Output Products...".

(3) A GUI box should appear which resembles the one shown in Figure 5. If the **>** for any IP is expanded, the list element "Behavioral Simulation" must be present.

(4) Select the "Generate" button to generate the IP output products.

Figure 5 : Generate Output Products GUI for IP

The DMA Demonstration (PCIe) FPGA Design may now be simulated.

Appendix A: Running the demonstration program in Linux & Windows

The demonstration program, **dma_demo_pcie[.exe]** may be invoked with a number of options and positional arguments:

```
dma_demo_pcie [option ...] [DMA channels] [DMA directions] [DMA transfer size]
```

where the the positional arguments are as follows (in this order, unless omitted):

- **[DMA channels]**

  This positional argument is a bitmask that specifies which DMA engines participate in the test. Bit 0 corresponds to DMA engine 0, and bit N corresponds to DMA engine N. If a particular bit is 1, the corresponding DMA engine is included.

  If omitted, the default value is 1, which corresponds to DMA engine 0 (only).

  Examples:

  - **1**

    DMA engine 0 (only) participates.

  - **11**

    DMA engines 0, 1 & 3 participate.

  - **0xA**

    DMA engines 1 & 3 participate.

- **[DMA directions]**

  This positional argument is a bitmask that specifies the direction of data transfer for each participating DMA engine. Bit 0 corresponds to DMA engine 0, and in general bit N corresponds to DMA engine N. If a particular bit is 1, the corresponding DMA engine transfers data from the FPGA to the host; otherwise from the host to the FPGA. Note that if the corresponding bit of **[DMA channels]** is 0, a given bit of **[DMA directions]** is ignored.

  If omitted, the default value is 0, which corresponds to all participating DMA engines transferring data from the host to the FPGA.

  Examples:

  - **5**

    DMA engines 0 & 2 transfer data from FPGA to host; the other(s) from host to FPGA.

  - **15**

    DMA engines 0 to 3 transfer data from FPGA to host (if there were more than 4 DMA engines, the others would transfer data from host to FPGA).

  - **0xE**

    DMA engines 1, 2 & 3 transfer data from FPGA to host; the other(s) from host to FPGA.

- **[DMA transfer size]**

  This positional argument is the DMA transfer size used for all participating DMA engines. It must be in the inclusive range 1 to (size of per-DMA-engine BlockRAM), i.e. in the range [1, 0x80000].

  If omitted, the default value is (size of per-DMA-engine BlockRAM), i.e. 0x80000 (512 kiB).

  Examples:

  - **1**

    DMA transfers are a single byte each.

  - **12345**

DMA transfers are 12345 bytes each.

- **0x4000**

    DMA transfers are 16384 bytes / 16 kiB each.

Options begin with '-' and may be placed before, between or after positional arguments. If an option requires a value, it may be specified in one or two forms: **-option=<value>** or **-option** *<valuegt;*. The available options are:

- **-duration** *<duration of performance test, in milliseconds>*

    This option specifies the duration of the performance test, in milliseconds.

    If omitted, the value is 2000, which is chosen as reasonable compromise between time taken and minimising variance from one run to another.

    Examples:

    - **-duration 1500**

        The performance test lasts for 1500 milliseconds.

    - **-duration 0xEA60**

        The performance test lasts for 0xEA60 milliseconds, i.e. one minute.

- **-h**, **-help**, **-?**

    This option displays a brief help message.

- **-index** *<index>*

    This option specifies which reconfigurable computing device is to be used for the test. Zero corresponds to the first reconfigurable computing device in the system, as enumerated by the operating system. 1 corresponds to the second device, and so on.

    If omitted, the value is 0. This option cannot be specified along with the **-sn** option (see below).

    Examples:

    - **-index 0**

        Use the first reconfigurable computing device in the system.

    - **-index 10**

        Use the 11th reconfigurable computing device in the system.

    - **-index 0x2**

        Use the third reconfigurable computing device in the system.

- **-maxerr** *<maximum number of errors to display>*

    This option specifies the maximum number of data verification errors to be displayed in detail, in phases of the test where data that has been transferred is verified for correctness. If more than the specified number of errors occur, a message is displayed to indicate that further errors have occurred, but their details are suppressed.

    If omitted, the value is 10.

    Examples:

    - **-maxerr 5**

        Display up to 5 verification errors in detail.

    - **-maxerr 0x20**

        Display up to 0x20 (32) verification errors in detail.

- **-sn** *<serial number>*

    This option specifies the serial number of the reconfigurable computing device that is to be used for the test.

    If omitted, the device used is chosen according to the **-index** option (see above). This option cannot be specified along with the **-index** option (see above).

Examples:

- **-sn 159**

  Use the reconfigurable computing device with serial number 159.

- **-sn 0x5555**

  Use the reconfigurable computing device with serial number 0x5555 (21845).

- **-verify** *<bool>*

  This option enables or disables data verification, and should normally be left at the default value of **true**.

  If omitted, the value is **true**.

  Examples:

  - **-verify false**, **-verify 0**

    Disable data verification.

  - **-verify true**, **-verify 1**

    Enable data verification.

Appendix B: Demonstration program entry points in VxWorks

The demonstration program can be invoked via two entry points in the **admxrc3DmaDemoPcie.out** DKM. These entry points are defined by the header file, **(DESIGN)/host/src/dma_demo_pcie.h**, as follows:

```
int
admxrc3DMADemoPcieIndex(
  unsigned int index,
  uint32_t     dmaEngineMask,
  uint32_t     dmaDirectionMask,
  uint32_t     dmaTransferSize,
  unsigned     int durationMs,
  unsigned     int maxErrorDisplayed,
  int          bVerifyData);

int
admxrc3DMADemoPcieSN(
  uint32_t     serialNumber,
  uint32_t     dmaEngineMask,
  uint32_t     dmaDirectionMask,
  uint32_t     dmaTransferSize,
  unsigned     int durationMs,
  unsigned     int maxErrorDisplayed,
  int          bVerifyData);
```

- **admxrc3DMADemoPcieIndex**

  This entry point is for running the demonstration program on an ADM-XRC-KU1 with a particular zero-based **index**. If there is only one card in the system, its index is always 0.

- **admxrc3DMADemoPcieSN**

  This entry point is for running the demonstration program on an ADM-XRC-KU1 with a particular **serial number**.

The parameters are as follows:

- **index**

  In the **admxrc3DMADemoPcieIndex** entry point, this parameter specifies the zero-based index of the reconfigurable computing card to use. If there is only one reconfigurable computing card in the system, its index is always zero. When there are more than one, indices are assigned by the system, generally according to the order in which they are discovered.

- **serialNumber**

  In the **admxrc3DMADemoPcieSN** entry point, this parameter specifies the serial number of the reconfigurable computing card to use.

- **dmaEngineMask**

  This is a bitmask that specifies which DMA engines participate in the test. Bit 0 corresponds to DMA engine 0, and bit *N* corresponds to DMA engine *N*. If a particular bit is 1, the corresponding DMA engine is included.

  Examples:

  - **1**

    DMA engine 0 (only) participates.

  - **3**

    DMA engines 0 & 1 participate.

- **dmaDirectionMask**

This is a bitmask that specifies the direction of data transfer for each participating DMA engine. Bit 0 corresponds to DMA engine 0, and in general bit *N* corresponds to DMA engine *N*. If a particular bit is 1, the corresponding DMA engine transfers data from the FPGA to the host; otherwise from the host to the FPGA. Note that if the corresponding bit of **dmaEngineMask** is 0, a given bit of **dmaDirectionMask** is ignored.

Examples:

- **1**

  DMA engine 0 transfers data from FPGA to host; the other(s) from host to FPGA.

- **3**

  DMA engines 0 & 1 transfer data from FPGA to host.

- **dmaTransferSize**

  This argument is the DMA transfer size used for all participating DMA engines. It must be in the inclusive range 1 to (size of per-DMA-engine BlockRAM), i.e. in the range [1, 0x80000].

- **durationMs**

  This parameter specifies the duration of the performance test, in milliseconds.

  A suggested value is 2000.

- **maxErrorDisplayed**

  This parameter specifies the maximum number of data verification errors to be displayed in detail, in phases of the test where data that has been transferred is verified for correctness. If more than the specified number of errors occur, a message is displayed to indicate that further errors have occurred, but their details are suppressed.

  A suggested value is 10.

- **bVerifyData**

  This parameter enables (if nonzero) or disables (if zero) data verification, and should normally be given a nonzero value.

Appendix C: Makefile variables in VxWorks

The **Makefile** for building the downloadable kernel module (DKM) **admxrc3DmaDemoPcie.out** in VxWorks can be invoked with a number of variables for controlling how the build is performed. The general form is:

```
make [CPU=<arch>] [TOOL=<tool>] [VXBUILD="[option] ..."] [target ...]
```

The available build targets for **make** are:

- **clean**

  This deletes all build products and intermediate files. When rebuilding with different values for **CPU**, **TOOL** etc. with respect to the previous build, first perform a clean.

- **default**

  This builds the product **admxrc3DmaDemoPcie.out** according to the values for **CPU**, **TOOL** etc.

To perform a full rebuild, use both **clean** and **default** together in the same command, in that order.

The variables that may be passed on the **make** command-line are:

- **CPU=*<arch>***

  Here, ***<arch>*** is the CPU architecture of the target system; for example **PPC604**, **NEHALEM**, **ARMARCH4** etc.

  If this variable is omitted, it defaults to **PPC604**.

- **TOOL=*<tool>***

  Here, ***<tool>*** is the toolchain that is to be used to build the DKM and, as of VxWorks 6.9, can be **diab**, **gnu** or **icc**.

  If this variable is omitted, it defaults to **gnu**.

- **VXBUILD="*[option] ...*"**

  Here the properties of the kernel of the target system must be specified. Including **LP64** means that the kernel of the target system is a 64-bit kernel. Including **SMP** means that the kernel of the target system is symmetric multiprocessing (SMP). Any options that are included should be separated by spaces, with all options together enclosed in quotes. For example, for a 64-bit SMP kernel, use

  ```
  VXBUILD="LP64 SMP"
  ```

  If this variable is omitted, it defaults to "", the result of which depends upon the defaults for the architecture selected by **CPU**. For example, if **CPU** is **PPC604** or **NEHALEM**, omitting **VXBUILD** results in building for a 32-bit uniprocessor kernel.

Hence, to fully rebuild for a 32-bit uniprocessor PowerPC 604 kernel using the GNU toolchain, issue the command

```
make clean default
```

To build for a 64-bit SMP Nehalem kernel using the Intel toolchain, issue the command

```
make CPU=NEHALEM TOOL=icc VXBUILD="LP64 SMP" default
```

Makefile variables in VxWorks
Page 24
ad-ug-0069_v1_3.pdf

Revision History

Date	Revision	Nature of change
22 June 2016	1.0	Initial version.
2 August 2016	1.1	Updated for temperature grade change from E to I.
31 August 2016	1.2	Changed from using api-1.4.17 to api-1.4.18b4.
29 August 2022	Updated for Vivado 2018.3 to 2022.1.	ERROR